PROTECTING DATA WITH FAULT CORRECTION SCRIPTS

Esarajula Anilkumar, S. Mahesh Reddy, P. Suresh Kumar

Abstract


A brand new architecture for matching the information protected by having an error-fixing code (ECC) is presented within this brief to lessen latency and complexity. Lately, however, triggered the attraction of increasingly more attentions in the academic field In line with the proven fact that the code word of the ECC is generally symbolized inside a systematic form composed from the raw data and also the parity information produced by encoding, the suggested architecture parallelizes the comparison from the data which from the parity information. To help lessen the latency and complexity, additionally, a brand new butterfly-created weight accumulator (BWA) is suggested for that efficient computation from the Hamming distance. Grounded around the BWA, the suggested architecture examines if the incoming data matches the stored data if your certain quantity of erroneous bits are remedied. For any (40, 33) code, the suggested architecture cuts down on the latency and also the hardware complexity by 32% and 9%, correspondingly, in comparison most abundant in recent implementation. Within the SA-based architecture, the comparison of two code words is invoked following the incoming tag is encoded. Therefore, the critical path includes a number of the encoding and also the n-bit comparison.

Keywords


Data Comparison; Error-Correcting Codes (Eccs); Hamming Distance; Systematic Codes; Tag Matching;

References


J. D. Warnock, Y.-H. Chan, S. M. Carey, H. Wen, P. J. Meaney, G. Gerwig,H. H. Smith, Y. H. Chan, J. Davis, P. Bunce, A. Pelella, D. Rodko, P. Patel, T. Strach, D. Malone, F. Malgioglio, J. Neves, D. L. Rude, and W. V. Huott “Circuit and physical design implementation of the microprocessor chip for the zEnterprise system,” IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 151–163, Jan. 2012.

Y. Lee, H. Yoo, and I.-C. Park, “6.4Gb/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers,” in ISSCC Dig. Tech. Papers, 2012, pp. 426–427.

A. Jas, C. V. Krishna, and N. A. Touba, “Hybrid BIST based on weighted pseudo-random testing: A new test resource partitioning scheme,” in Proc. 19th IEEE Proc. VLSI Test Symp. (VTS), 2001, pp. 2–8.

S. Wang, “Generation of low power dissipation and high fault coverage patterns for scan-based BIST,” in Proc. Int. Test Conf. (ITC), 2002, pp. 834–843.

V. Gherman, H. Wunderlich, H. Vranken, F. Hapke, M. Wittke, and M. Garbers, “Efficient pattern mapping for deterministic logic BIST,” in Proc. Int. Test Conf. (ITC), Oct. 2004, pp. 48–56.


Full Text: PDF

Refbacks

  • There are currently no refbacks.




Copyright © 2012 - 2023, All rights reserved.| ijitr.com

Creative Commons License
International Journal of Innovative Technology and Research is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJITR , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.