PROTECTING DATA WITH FAULT CORRECTION SCRIPTS
Abstract
Keywords
References
J. D. Warnock, Y.-H. Chan, S. M. Carey, H. Wen, P. J. Meaney, G. Gerwig,H. H. Smith, Y. H. Chan, J. Davis, P. Bunce, A. Pelella, D. Rodko, P. Patel, T. Strach, D. Malone, F. Malgioglio, J. Neves, D. L. Rude, and W. V. Huott “Circuit and physical design implementation of the microprocessor chip for the zEnterprise system,” IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 151–163, Jan. 2012.
Y. Lee, H. Yoo, and I.-C. Park, “6.4Gb/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers,” in ISSCC Dig. Tech. Papers, 2012, pp. 426–427.
A. Jas, C. V. Krishna, and N. A. Touba, “Hybrid BIST based on weighted pseudo-random testing: A new test resource partitioning scheme,” in Proc. 19th IEEE Proc. VLSI Test Symp. (VTS), 2001, pp. 2–8.
S. Wang, “Generation of low power dissipation and high fault coverage patterns for scan-based BIST,” in Proc. Int. Test Conf. (ITC), 2002, pp. 834–843.
V. Gherman, H. Wunderlich, H. Vranken, F. Hapke, M. Wittke, and M. Garbers, “Efficient pattern mapping for deterministic logic BIST,” in Proc. Int. Test Conf. (ITC), Oct. 2004, pp. 48–56.
Refbacks
- There are currently no refbacks.
Copyright © 2012 - 2023, All rights reserved.| ijitr.com
International Journal of Innovative Technology and Research is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJITR , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.