Shaik Nagma, P. Osman


Today Field Programmable Gate Arrays (FPGAs) are broadly utilized in many applications. Complicated integrated circuit chips like FPGAs are vulnerable to various kinds of Problems because of ecological conditions or aging from the device. The speed of occurrence of permanent problems increases with emerging technologies due to elevated density and reduced feature size, and therefore there's an excuse for periodic testing of these FPGAs. Efficient testing schemes that guarantee high fault coverage while minimizing test costs and nick area overhead have grown to be essential. The Configurable Logic Blocks (CLBs) would be the primary logic sources for applying consecutive in addition to combinatorial circuits in FPGA. Built-In Self-Test (BIST) is really a design technique that enables a circuit to check itself. Here, we're applying a restart able logic BIST controller for that configurable logic blocks using the sources of FPGA itself. The look exploits the reprogram ability of the FPGA to produce the BIST logic by getting hired only during off-line testing. The process achieves the testability with no extra burden because the BIST logic disappears once the circuit is reconfigured because of its normal operation. The suggested technique implemented through VHDL, after verifying the simulation results the code is going to be synthesized on Xilinx FPGA. Models Xilinx Edition (MXE) and Xilinx ISE are going to be employed for simulation and synthesis correspondingly. Xilinx FPGA board is going to be employed for testing and illustration showing the implemented system. The Xilinx Chip scope tool will be employed to test the FPGA inside results as the logic running on FPGA. As integrated circuits are created with greater and greater amounts of circuit density, efficient testing schemes that guarantee high fault coverage while minimizing test costs and nick area overhead have grown to be essential. Because the complexity of circuits is constantly on the increase, high fault coverage of several kinds of fault models gets to be harder to achieve with traditional testing paradigms. Integrated circuits are tested using numerous structured designs for testability (DFT) techniques. They rest around the general idea of making any some condition variables directly controllable and observable.


FPGA; MXE; Models; Xilinx; DFT


W. K. Huang, F. J. Meyer, and F. Lombardi, "Multiple fault detection in logic resources of FPGAs," in Proc. Defect and Fault Tolerance in Very Large Scale Integration (VLSI) Systems, 1997, pp. 186-194.

T. Inoue, H. Fujiwara, H. Michinishi, T.Yokohira, and T. Okamoto, "Universal test complexity offieldprogrammable gate arrays," in Proc. 4th IEEE Asian Test Symp., Nov. 1995, pp. 259-265.

L.T. Wang, Cheng-Wen Wu and Xiaoqing Wen, "VLSI Test Principles & Architectures Design for testability".

T. Liu, W. K. Huang, and F. Lombardi, "Testing of uncustomized segmented channel FPGAs," in Proc. ACMInt. Symp. On FPGAs, Feb. 1995, pp. 125-13I.

"Testing configurable LUT-based FPGAs," IEEE Trans. VLSI Syst., vol. 6, pp. 276-283,June 1998.

Full Text: PDF


  • There are currently no refbacks.

Copyright © 2012 - 2020, All rights reserved.| ijitr.com

Creative Commons License
International Journal of Innovative Technology and Research is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJITR , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.