COMPLEMENT ENCODING SCHEME FOR DIGITAL SIGNALING

Durgaprasad Gudiseva, Ch. Sandeep

Abstract


Because the multiplier is really a fundamental component for applying computationally intensive applications, its architecture seriously affects their performance. We explore a Non-Redundant radix-4 Signed-Digit encoding plan extending the serial encoding Techniques. While using suggested encoding formula, we preencode the conventional coefficients and store them right into a ROM inside a condensed form. Modified Booth is really a redundant radix-4 encoding technique. As noticed in the NR4SD encoding technique, the NR4SDþ form has bigger dynamic range compared to 2’s complement form. A finite condition machine synchronized the information flow and also the multiplier operation but wasn't considered in the region/energy calculations. We advise encoding these coefficients within the Non-Redundant radix-4 Signed-Digit (NR4SD) form. Two typical values of N, and is definitely the MB, NR4SD and NR4SDþ digits that result when using the corresponding encoding strategies to each worth of N we considered. We added a bar over the negatively signed digits to be able to distinguish them in the positively signed ones. The quantity of stored bits is equivalent to those of the traditional MB design, except which are more significant digit that requires an additional bit because it is MB encoded. When compared to preencoded MB multiplier, in which the MB encoding blocks are overlooked, the pre-encoded NR4SD multipliers need extra hardware to create the signals. Using an advanced programming language, we generated the pre-encoded values of B which then we kept in the ROMs of pre-encoded designs. Finally, we used Synopsys Prime Time for you to calculate power consumption. The ability dissipation from the multiplier is dramatically decreased as clock period increases since both frequency and overall load charge decrease, as the power use of the ROM is linearly decreased following a frequency reduction. Within this paper, new types of pre-encoded multipliers are explored by off-line encoding the conventional coefficients and storing them in system memory.


Keywords


Preencoded; MB Design; Circuits; Modified Booth Encoding; Pre-Encoded Multipliers; VLSI Implementation;

References


Z. Huang, “High-level optimization techniques for low-power multiplier design,” Ph.D. dissertation, Dept. Comput. Sci., Univ. California, Los Angeles, CA, USA, 2003.

H.-Y. Lin, Y.-C. Chao, C.-H. Chen, B.-D. Liu and J.-F. Yang, “Combined 2-d transform and quantization architectures for h.264 video coders,” in Proc. IEEE Int. Symp. Circuits Syst., May. 2005, vol. 2, pp. 1802–1805.

C. Xu, X. Dong, N. Jouppi, and Y. Xie, “Design implications of memristorbased rram cross-point structures,” in Proc. Design, Automation Test Eur. Conf. Exhib., Mar. 2011, pp. 1–6.

Y.-E. Kim, K.-J. Cho and J.-G. Chung, “Low power small area modified booth multiplier design for predetermined coefficients,” IEICE Trans. Fundam. Electron. Commun. Comput. Sci., vol. E90-A, no. 3, pp. 694–697, Mar. 2007.

K.-S. Chong, B.-H. Gwee, and J. S. Chang, “A 16-channel low-power nonuniform spaced filter bank core for digital hearing aids,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 9, pp. 853–857, Sep. 2006.

Y.-E. Kim, K.-J. Cho, J.-G. Chung, and X. Huang, “CSD-based programmable multiplier design for predetermined coefficient groups,” IEICE Trans. Fundam. Electron. Commun. Comput. Sci., vol. 93, no. 1, pp. 324–326, 2010.


Full Text: PDF

Refbacks

  • There are currently no refbacks.




Copyright © 2012 - 2023, All rights reserved.| ijitr.com

Creative Commons License
International Journal of Innovative Technology and Research is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJITR , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.