K Seshank, M Ranjith Reddy


The advancement of the CMOS virtual format lies in reducing the technique era, projected to quit inside the next few years due to CMOS essential physical limits. Among the rising technologies recently proposed as alternatives to the traditional CMOS, Quantum-dot mobile automata (QCA) is one of the maximum promising answers to format ultra-low-energy and definitely excessive tempo virtual circuits. Efficient QCA-based totally implementations have been confirmed for several binary and decimal mathematics circuits, however considerable enhancements are still feasible if the logic gates inherently to be had within the QCA era are nicely exploited. Conventional unique adders need lengthy remove and high strength intake to acquire correct outcomes. Efficient QCA-based totally absolutely implementations have been verified for several binary and decimal arithmetic circuits; however massive upgrades are nevertheless viable if the coolest judgment gates inherently available within the QCA era are smartly exploited. This short proposes a new method to design QCA-based totally BCD adders. Exploiting progressive common sense formulations and purpose designed QCA modules, computational speed substantially higher than current contrary numbers are accomplished without sacrificing either the occupied vicinity or the cells depend.


CMOS; QCA; BCD Adder; Conventional Logics; Efficiency;


Heumpil cho, Earl E. Swatzlander ‘Adder Designs and analyses for Quantum-Dot cell Automata’, IEEE Transactions on Nanotechnology, 2007.

Himanshu Thapliyal, Nagarajan Ranganathan “A New Reversible Design of BCD Adder” 978-three-9810801-7-nine/DATE11/©2011.

Caio Araujo T. Campos, Abner L. Marciano, Omar P. Vilela Neto, Frank Sill Torres, “USE: A Universal, Scalable and Efficient clocking scheme for QCA” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems JOURNAL OF LATEX CLASS FILES, VOL. Eleven, NO. Four, DECEMBER 2014.

D. Abedi, G. Jaberipur, and M. Sangsefidi “Coplanar Full Adder in Quantum-Dot Cellular Automata thru Clock-Zone Based Crossover” IEEE Transactions on Nanotechnology, 2015.

Peng Wang, Mohammed Niamat, Srinivasa Vemuru, Mansoor Alam and Taylor Killian “A Comprehensive Majority/Minority Logic Synthesis Method” IEEE International Conference on Nanotechnology August 5-8, 2013.

Peng Wang, Mohammed Niamat, Srinivasa Vemuru, Mansoor Alam and Taylor Killian “Synthesis of Majority/Minority Logic Networks” IEEE Transactions on Nanotechnology 10.1109/TNANO.2015.2408330, 2015.

Stefania Perri, Senior, Pasquale,Corsonello, “New Methodology for the Design of Efficient Binary Addition Circuits in QCA”, IEEE transactions on nanotechnology,2012.

Vikramkumar Pudi, K. Sridharan, “Efficient Design of a Hybrid Adder in Quantum-Dot Cellular Automata”, IEEE transactions on very huge scale integration (VLSI) systems, 2011.

Michael Gladshtein, ‘Quantum-Dot Cellular Automata Serial Decimal Adder’, IEEE transactions on nanotechnology, 2011.

Heumpil Cho, Earl E. Swartzlander, Jr., Fellow, “Adder and Multiplier Design in Quantum-Dot Cellular Automata”, IEEE transactions on laptop structures, 2009

Full Text: PDF


  • There are currently no refbacks.

Copyright © 2012 - 2021, All rights reserved.| ijitr.com

Creative Commons License
International Journal of Innovative Technology and Research is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJITR , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.