Design Of High Performance Comparator Using Mixed Logic Line Decorder

CH DIVYA, D SASIKANTH

Abstract


This paper presents a combined reasoning layout method for line decoders, by combining pass transistor double worth logic, transmission gateway logic and also fixed complementary metal-oxide semiconductor. Two brand-new geographies are presented for the 2-4 decoders, a 14-transistor geography aiming on reducing transistor matter and also power dissipation and also a 15-transistor topology aiming above power-delay efficiency. In each instance both normal as well as inverting decoders are applied, yielding a total amount of four brand-new designs. Moreover, by utilizing mixed-logic 2-4 decoders integrated with basic CMOS blog post decoder, designed 4 new 4-16 decoders. All proposed decoders have full-swinging capability and also reduced transistor matter compared to their traditional CMOS equivalents. Finally, a variety of comparative EZ wave simulations at the 130nm (PYXIS GDK) shows that the recommended circuits provide a substantial improvement in power and delay, exceeding CMOS in almost all situations.


References


N. H. E. Weste and D. M. Harris, CMOS VLSI Design, a Circuits and Systems Perspective, 4th ed. Boston, MA, USA: Addison-Wesley, 2011.

R. Zimmermann and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE J. Solid State Circuits, vol. 32, no. 7, pp. 1079–1090, Jul. 1997.

K. Yano et al., “A 3.8-ns CMOS 16 × 16-b multiplier using complementary pass-transistor logic,” IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 388– 393, Apr. 1990.

M. Suzuki et al., “A 1.5 ns 32b CMOS ALU in double pass-transistor logic,” in Proc. IEEE Int. SolidState Circuits Conf., 1993, pp. 90–91.

X. Wu, “Theory of transmission switches and its application to design of CMOS digital circuits,” Int. J. Circuit Theory Appl., vol. 20, no. 4, pp. 349–356, 1992.

V. G. Oklobdzija and B. Duchene, “Pass-transistor dual value logic for low-power CMOS,” in Proc. Int. Symp. VLSI Technol., 1995, pp. 341–344.

M. A. Turi and J. G. Delgado-Frias, “Decreasing energy consumption in address decoders by means of selective precharge schemes,” Microelectron. J., vol. 40, no. 11, pp. 1590–1600, 2009.

V. Bhatnagar, A. Chandani, and S. Pandey, “Optimization of row decoder for 128 × 128 6T SRAMs,”


Full Text: PDF

Refbacks

  • There are currently no refbacks.




Copyright © 2012 - 2018, All rights reserved.| ijitr.com

Creative Commons License
International Journal of Innovative Technology and Research is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJITR , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.