Design Of High Speed ALU Using Vedic Mathematics For Floating And Fixed Point Integers

M SAILAKSHMI, A SOMA SEKHAR

Abstract


In this paper, we present a contrast and also study of numerous adders. Adder's circuit is important for making numerous electronic systems. The Intricacy in VLSI design boosts when the level of combination rises. In this paper, Adder is designed making use of a various method which is based upon MUX based adder; pass transistor, as well as reasoning 2-T logic. The efficiency of the system relies on the efficiency of interior components that are shown in the system. Here, the internal elements should be created in such manner in which, they must take in less power with minimal dead time. The recommended circuit is much better than the existing method concerning area and also hold-up. In several high-performance computing systems such as Digital Signal processors, FIR filters, Microprocessors, and also Microcontrollers, the Multipliers are the key parts where the adders are the standard foundation. The layout as well as the implementation of various 32-bit adders likes Ripple Carry Adder (RCA), Carry Increment adder (CINA) and Lug bypass adder (CBYA) for various full adder cells is done using the Verilog HDL. The outcomes are obtained by implementing Verilog code in Xilinx 14.5 ISE for the Spartan 3E household device with rate quality -5.

References


Hung Tien Bui, Yuke Wang, and Yingatao Jiang, "Design and Analysis of Low Power 10-Transistor full Adders Using Novel XOR-XNOR Gates", IEEE transactions on circuits and systems-ii: analog and digital signal processing Vol.49, No. 1, January 2002.

Aditya Kumar Singh, Bishnu Prasad De, Santanu Maity, “Design and Comparison of Multipliers Using Different Logic Styles”, International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-2307, volume-2, Issue-2, May 2012.

Shen-Fu Hsiao, Ming-Roun Jiang, Jia-Sien Yeh, “Design of highspeed low-power 3-2counter and 4-2 compressor for fast multipliers”, IEEE Electronics Letters, 19th February 1998 Vol. 34 No. 4, ISSN: 0013-5194.

Jashanpreet Kaur, Navdeep Kaur and Amit Grover “ A review on gate diffusion input(GDI)” in International Journal of Advance Research in Electronics, Electrical & Computer Science Applications of Engineering & Technology Volume 2, Issue 4, July 2014, PP [385-391].

N. Srinivasan Rao, B. Vijayasree, “Design the 2*1 MUX with 2T Logic and comparing the Power Dissipation and Area with different logics, “IJAREEIE, Vo1. 4. Issue 3, March 2015.

S. Srikanth, I. Thahirabanu, “Low Power Array Multiplier using Modified Full Adder, “2nd IEEE -ICETECH,7th and 18th March 2016, Coimbatore, TN, India.


Full Text: PDF

Refbacks

  • There are currently no refbacks.




Copyright © 2012 - 2018, All rights reserved.| ijitr.com

Creative Commons License
International Journal of Innovative Technology and Research is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJITR , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.